RENESAS H5N3003P


Silicon N Channel MOS FET High Speed Power Switching

> REJ03G0007-0200Z (Previous ADE-208-1547A(Z)) Rev.2.00 Aug.01.2003

Features

- Low on-resistance
- Low leakage current
- High Speed Switching

Outline





Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$

Item	Symbol	Ratings	Unit	
Drain to source voltage	V _{DSS}	300	V	
Gate to source voltage	V _{GSS}	±30	V	
Drain current	I _D	40	A	
Drain peak current	I _D (pulse) ^{Note1}	160	А	
Body-drain diode reverse drain current	I _{DR}	40	А	
Body-drain diode reverse drain peak current	I _{DR} (pulse) ^{Note1}	160	А	
Avalanche current	I _{AP} Note3	30	A	
Channel dissipation	Pch ^{Note2}	150	W	
Channel to case Thermal Impedance	θch-c	0.833	°C /W	
Channel temperature	Tch	150	°C	
Storage temperature	Tstg	–55 to +150	°C	

Notes: 1. $PW \le 10 \ \mu s$, duty cycle $\le 1\%$

2. Value at $Tc = 25^{\circ}C$

3. Tch $\leq 150^{\circ}$ C



Electrical Characteristics


(Ta = 25°C)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Drain to source breakdown voltage	V _{(BR)DSS}	300	_	_	V	$I_D = 10 mA, V_{GS} = 0$
Zero gate voltage drain current	I _{DSS}		_	1	μΑ	$V_{DS} = 300V, V_{GS} = 0$
Gate to source leak current	I _{GSS}	—		±0.1	μΑ	$V_{GS} = \pm 30 V, V_{DS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	3.0	_	4.0	V	V_{DS} = 10V, I_D = 1mA
Forward transfer admittance	y _{fs}	20	35		S	$I_D = 20A$, $V_{DS} = 10V^{Note4}$
Static drain to source on state resistance	$R_{\text{DS(on)}}$	_	0.058	0. 069	Ω	$I_D = 20A, V_{GS} = 10V^{Note4}$
Input capacitance	Ciss	—	5150		pF	$V_{DS} = 25V$
Output capacitance	Coss	—	560		pF	$V_{GS} = 0$
Reverse transfer capacitance	Crss	_	90	_	pF	f = 1MHz
Turn-on delay time	td(on)		60	_	ns	I _D = 20A
Rise time	tr	—	185		ns	$R_L = 7.5\Omega$
Turn-off delay time	td(off)		220		ns	V _{GS} = 10V
Fall time	tf		150	_	ns	Rg=10 Ω
Total gate charge	Qg	—	130		nC	V _{DD} = 240V
Gate to source charge	Qgs		25		nC	V _{GS} = 10V
Gate to drain charge	Qgd	—	60		nC	$I_D = 40A$
Body-drain diode forward voltage	V_{DF}	—	1.0	1.5	V	$I_F = 40A, V_{GS} = 0$
Body-drain diode reverse recovery time	trr	_	280	_	ns	I _F = 40A, V _{GS} = 0 diF/dt=100A/μs
Body-drain diode reverse recovery charge	Qrr	_	2.5	_	μC	_
Notes: 4 Pulse test						


Notes: 4. Pulse test




Main Characteristics











Rev.2.00, Aug.01.2003, page 6 of 9










Package Dimensions





RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

The participation is point of the participation of the participation

Notes regarding these materials

These materials are intered as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they
do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
 Renesas Technology Corporation assumes on responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts,
programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed beaution.

herein.

nerein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information

as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

In Bothy of outer loss resulting from the monitation commander results in the second provided and t

The photomic application in the lease a relationary of optimizing and the photomic application in the photomic application is a photomic application in the photomic application is application in the photomic application in the photomic application is a photomic application.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com